## **CLAIMS**

What is claimed is:

10

15

20

25

30

1. A method for fabricating a mask read-only-memory with diode cells, comprising:

providing a semiconductor substrate;

forming a buried diffusion layer with a first conductivity in the top portion of said semiconductor substrate;

forming a plurality of shallow trench isolation regions in said semiconductor substrate and then making said buried diffusion layer to a plurality of bit lines;

forming an interlayer dielectric layer over said buried diffusion layer and said shallow trench isolation regions;

forming a photoresist layer with a mask read-only-memory code pattern on said interlayer dielectric layer;

performing an anisotropic etching process to form openings in said interlayer dielectric layer unto the exposed regions of said buried diffusion layer using said photoresist layer as an etching mask;

removing said photoresist layer;

performing ion implantation to form a diffusion region with a second conductivity opposite to said first conductivity in each of said exposed regions of said buried diffusion layer;

forming a contact plug in each said opening unto said diffusion region; and

forming a conductive layer on said interlayer dielectric layer for serving as word lines.

2. The method of claim 1, wherein said semiconductor substrate is selected from a group consisting of silicon substrate, germanium substrate and germanium arsenic substrate.

- 3. The method of claim 1, wherein said first conductivity is either of N type conductivity and P type conductivity.
- 4. The method of claim 1, wherein said interlayer dielectric layer comprises silicon dioxide formed by a chemical vapor deposition method.
  - 5. The method of claim 1, wherein said interlayer dielectric layer comprises PSG (phosphosilicate glass) formed by a plasma enhanced chemical vapor deposition method with reaction gases of SiH<sub>4</sub>, N<sub>2</sub>O and PH<sub>3</sub>.

10

15

- 6. The method of claim 1, wherein said interlayer dielectric layer comprises BPSG (borophosphosilicate glass) formed by a plasma enhanced chemical vapor deposition method with reaction gases of TEOS (tetra-ethyl-ortho-silicate), O<sub>3</sub>, TEB (tri-ethyl-borate) and TMPO (tri-methyl-phosphate) at a temperature of about 400~500°C and under a pressure of about 10 torr.
- 7. The method of claim 1, wherein said interlayer dielectric layer comprises silicon nitride formed by a low pressure chemical vapor deposition method with reaction gases of SiH<sub>2</sub>Cl<sub>2</sub> and NH<sub>3</sub> at a temperature of about 700~800°C.
- 8. The method of claim 1, wherein said interlayer dielectric layer comprises silicon oxynitride formed by a plasma enhanced chemical vapor deposition method with reaction gases of SiH<sub>4</sub>, N<sub>2</sub>O and N<sub>2</sub>.
- 9. The method of claim 1, wherein said contact plug comprises tungsten formed by a low pressure chemical vapor deposition method with reaction gases of WF<sub>6</sub> and SiH<sub>4</sub> at a temperature of about 300~550 °C and under a pressure of about 1~100 torr.

- 10. The method of claim 1, wherein said conductive layer comprises polysilicon formed by a low pressure chemical vapor deposition method with a reaction gas of SiH<sub>4</sub> at a temperature of about 600~650°C and under a pressure of about 0.3~0.6 torr.
- 11. A method for fabricating a mask read-only-memory with diode cells, comprising:

providing a semiconductor substrate;

10

15

20

25

30

forming a buried diffusion layer with a first conductivity in the top portion of said semiconductor substrate for serving as bit lines;

forming a doped conductive layer with said first conductivity on said buried diffusion layer, wherein the dopant concentration of said doped conductive layer is lighter than that of said buried diffusion region;

forming a plurality of shallow trench isolation regions in said semiconductor substrate;

forming an interlayer dielectric layer over said doped conductive layer and said shallow trench isolation regions;

forming a photoresist layer with a mask read-only-memory code pattern on said interlayer dielectric layer;

performing an anisotropic etching process to form openings in said interlayer dielectric layer unto the exposed regions of said doped conductive layer using said photoresist layer as an etching mask;

removing said photoresist layer;

performing ion implantation to form a diffusion region with a second conductivity opposite to said first conductivity in each of said exposed regions of said doped conductive layer;

forming a contact plug in each of said openings unto said diffusion region; and

forming a conductive layer on said interlayer dielectric layer for serving as word lines.

- 12. The method of claim 11, wherein said first conductivity is either of N type conductivity and P type conductivity.
- 13. The method of claim 11, wherein said doped conductive layer comprises doped polysilicon formed by an in-situ doped low pressure chemical vapor deposition method with a reaction gas of SiH<sub>4</sub> and a dopant source of PH<sub>3</sub> at a temperature of about 600~650°C and under a pressure of about 0.3~0.6 torr.

10

30

5

- 14. The method of claim 11, wherein said interlayer dielectric layer comprises silicon dioxide formed by a chemical vapor deposition method.
- 15. The method of claim 11, wherein said interlayer dielectric layer comprises PSG (phosphosilicate glass) formed by a plasma enhanced chemical vapor deposition method with reaction gases of SiH<sub>4</sub>, N<sub>2</sub>O and PH<sub>3</sub>.
- 16. The method of claim 11, wherein said interlayer dielectric layer comprises BPSG (borophosphosilicate glass) formed by a plasma enhanced chemical vapor deposition method with reaction gases of TEOS (tetra-ethyl-ortho-silicate), O<sub>3</sub>, TEB (tri-ethyl-borate) and TMPO (tri-methyl-phosphate) at a temperature of about 400~500°C and under a pressure of about 10 torr.
  - 17. The method of claim 11, wherein said interlayer dielectric layer comprises silicon nitride formed by a low pressure chemical vapor deposition method with reaction gases of SiH<sub>2</sub>Cl<sub>2</sub> and NH<sub>3</sub> at a temperature of about 700~800℃.
    - 18. The method of claim 11, wherein said interlayer dielectric

layer comprises silicon oxynitride formed by a plasma enhanced chemical vapor deposition method with reaction gases of  $SiH_4$ ,  $N_2O$  and  $N_2$ .

19. The method of claim 11, wherein said contact plug comprises tungsten formed by a low pressure chemical vapor deposition method with reaction gases of WF<sub>6</sub> and SiH<sub>4</sub> at a temperature of about 300~550 °C and under a pressure of about 1~100 torr.

5

20. The method of claim 11, wherein said conductive layer comprises polysilicon formed by a low pressure chemical vapor deposition method with a reaction gas of SiH<sub>4</sub> at a temperature of about 600~650°C and under a pressure of about 0.3~0.6 torr.